

ML Platform And Applications

Ilhami Torunoglu, RD Director



Mentor[®]
A Siemens Business

Challenges in Physical Verification & Semi Manufacturing Persist at Sub-7nm Technologies


- More Masks
- Larger Dies
- More Simulations
- More Geometrical Processing
- More OPC Layers
- Increasing DRC Operations

**Computing
Capacity &
Turn Around
Time**




- New Resist Materials
- 3D Mask, Resist and Wafer Effects
- New Lithography Techniques – EUV

**New Process
Effects**



- Mask Defects
- Lower Process Margins
- Difficult to Detect Yield Limiters

**Reliability &
Yield**



- Higher Design Complexity
- Higher Lithography Development Complexity
- Limited Engineering Resources

Productivity




Calibre is the Verification Standard

.....so we see it all!


Advanced Physical Verification

Calibre nmDRC




Market	All Submicron IC Design
What it Does	Signoff DRC Checking

Calibre MP




Market	IC Design 20nm and below
What it Does	Multi-Pattern Compliance Checking

Calibre Pattern Match



Market	All Submicron IC Design
What it Does	Pattern Match Verification


Calibre Auto-Waivers



Market	All Submicron IC Design
What it Does	Auto-Waiver Management


Circuit Verification

Calibre nmLVS




Market	Submicron IC Design
What it Does	Comprehensive LVS Verification

Calibre PERC



Market	Submicron IC Design
What it Does	Comprehensive LVS Verification

Calibre xACT




Market	All Submicron IC Design
What it Does	Parasitic Extraction

Design for Manufacturing


Calibre YieldEnhancer

SmartFill




Market	IC Design Below 20nm Analog > 20nm
What it Does	Insertion of Fill Geometry

Programmable Edge Modification




Market	All Submicron IC Design
What it Does	Automated Layout Modification

Via Modification




Market	All Submicron IC Design
What it Does	Via Yield Improvement

YieldAnalyzer



Market	IC Design Below 40nm
What it Does	Critical Area Analysis / DFM Scoring


Calibre LFD



Market	IC Design Below 40nm
What it Does	Litho Verification/ ModelBasedHints


3 Calibre Market Perspective_ UMC _0118

Restricted © 2019 Mentor Graphics Corporation



A Siemens Business


Calibre *The* Bridge Between Design and Silicon



Calibre


New Opportunities Enabled by Machine Learning

Finding trends in large sets of unlabeled Data



- Leverages large data volumes
- Useful when less domain knowledge is available

Making predictions based on Trained Data




- Leverages small data volumes & some domain knowledge

Machine Learning in Calibre utilizes both techniques

Why Machine Learning?

- Relations getting too complicated to identify easily
- Requires quick response (Almost no human interaction)
- Computationally expensive approaches – needs faster sol.



Calibre Architecture Expanded to Integrate Machine Learning Infrastructure

Calibre Tools & Applications



Training Data
Preparation

Machine Learning Engine
& Model Creation

Machine Learning
Application Programming
Interfaces


Calibre Machine Learning System

Calibre Core Engine

Calibre ML Platform Overview

- Integrates test pattern generation for ML, model building and model execution seamlessly under one umbrella
- Integrated with full power of SVRF and Calibre (can mix and match use of SVRF and ML functionality)
- Scalable and hierarchical processing capabilities
- Fully programmable by the user for IP protection (C and python interfaces are available)
- Total effort of 20+ men years


Broad Development of Machine Learning Applications in Calibre





CMP Modeling

Lithography Modeling


Yield Limiters Detection in Manufacturing



Model Accuracy




Yield Limiters Detection in Design - LFD



OPC


Machine Learning -OPC Mask
Regular OPC Mask



ACCURATE MODELING WITH MACHINE LEARNING

Comparison Image Cognition and OPC model

	cognitive ability	OPC model
Data available	# of data: almost no limit	# of data: limited, $10^2 \sim 10^4$
Model/Data update	Relatively easy	difficult
Feature Vector	16 (CNN by LeCun)	~ 100 (Mentor SONR™)
Domain	Image itself	Influenced by other process as well as patterning (etch, CMP, thin film,...)
Fail Rate	Good if better than human vision error of 6 %	Good only if there is “no” pattern failure $\sim 1e-9 \sim -12$




CNN called LeNet by Yann LeCun (1998)



S. Chennupati, thesis Univ. of Michigan-Dearborn (2016)

Predictability of Machine Learning (ML)




- **Overfit** of flexible (or empirical) model. ML in particular
 - In general, more rigid model shows less overfit while training error smaller.
 - **According to Ockham's razor, more rigid model with smaller parameters preferred.**
 - Many parameters should be fitted in ML: A contradiction to principle of Parsimony and a concern of overfit.



FRUSTRA FIT PER PLURA QUOD POTEST FIERI PER PAUCIORA
Plurality is never to be posited without necessity

Ockham's razor, William of Ockham (1285~1347)

System Architecture of Litho Simulation with Neural Network




Better architectural choices for using machine learning for modeling in computational lithography are ones that preserve information channels which directly capture physical phenomena:

- Avoid complete black-box modeling
- Maintain manageable requirements for data volume on which to train the models
- Have higher confidence that the final model can extrapolate outside of its training set
- **Neural network component is simpler and is responsible for learning only “residual” behaviors**

Motto: Do not substitute real intelligence with artificial intelligence

Results


- Convolutional neural network architectures with few hidden layers and careful selection of learnable filters result in good overall solutions for NNAM
- Sample image and cutline outputs from NNAM:
- Sample CD error plots:




Measuring and Controlling Contour Quality

- The output of simulation in Computational Lithography are contours of the expected printing positions of arbitrary 2D layouts
- Resist (or after-etch) contour data are not always available for the model calibration stage
 - Even when they are available, data size and data quality may be deficient
- A non-disruptive solution must fit in with existing practice
 - Primarily CD-SEM data of high quality is available
- **So, how to control “quality” of contours of model output?**
- First, we need to measure contour quality

A Neural Network model that learns only from CD data is prone to bad contour predictions – unless provisions are taken





OPC Model For Etch Process



SW Jung, SPIE Vol. 9428 (2015)
Y. Granik, SPIE Vol. 4346 (2001)

- Accurate & fast etch model required
 - Rigorous etch model is NOT available w.r.t. speed, in particular.
 - Compact Variable Etch Bias (VEB) model can approximate etch process such as aperture and microloading effects.
 - So far VEB model has been successful, but accuracy needs to be improved below 10nm node.
 - Many factors in etch process such as ion/radical reaction, chamber geometry power, etc. are not clearly understood
- ***a good challenge for Machine Learning***

Machine Learning Works !



- Both accuracy & predictability are improved with ML

— Test case: 10 nm Mx etch, ArFi


Total 563_{samples} = 337_{training} + 113_{validation} + 113_{test}
included in fitting → **accuracy** **excluded in fitting** → **predictability**

- We improved both accuracy and predictability using ML (about 2 to 4X)

– Accuracy: rms_{training+validation} 2.40 → 0.65 nm
– Predictability: rms_{test} 2.62 → 1.34 nm

MACHINE LEARNING IN OPC


Higher Computational Demand for IC Design Tapeouts in Sub-7nm Technologies



Y- axis represents the normalized increase in # of CPU cores to obtain the same OPC TAT.
Critical Layer OPC for 100mm² chip design using EUV and Multiple Patterning



Increasing computational demand drives the need to continue to speed up OPC

Using Machine Learning in OPC



3X Runtime Reduction with Calibre Machine Learning OPC

7nm product layer,
printed with EUV.





Blue: ML-OPC Mask

Pink: regular OPC Mask

Mode	Cumulative OPC CPU Time (hrs)
Baseline	19806.41
Machine Learning OPC	5676.97


**Reduces computational demand
by 3X with improved accuracy**



Edge Placement Error (OPC Accuracy Metric): Narrower is Better

Significant Reduction in Computational Demand with Machine Learning OPC in IC Design Tapeouts

Predicted Compute Capacity to Maintain OPC TAT



Y- axis represents the normalized increase in # of CPU cores to obtain the same OPC TAT.
Critical Layer OPC for 100mm² chip design using EUV and Multiple Patterning

Model based SRAFs Solutions


The industry trend is to use Rules based SRAFs

Model based SRAFs

SRAFs placed automatically by model-driven objective function.

Advantages: Simple recipe setup, maximum SRAF coverage of complex 2D geometries. Only ~25% slower than Rulesbased.

Application: Any complex 2D Logic Layouts (Cont/Via/Metals).




Rules based SRAFs

SRAF placement is tuned to ILT mask shapes.

Advantages: Perfectly consistent and deterministic placement.

Application: Ideal for memory arrays, or any situation where perfect consistency is required.




Both solutions can be combined into a "hybrid" recipe.

Pink- ILT;
Blue-nmSRAF


Model Assisted Template Extractor (MATE)

- MATE was targeted to accelerate the initial SRAF recipe generation, successfully reduced the recipe time from 5 days to 1 day.
- Detailed MATE workflow




MATE: Machine Learning For SRAF Insertion

- Rules-based SRAF insertion is faster and more consistent than Model-based.
- Accuracy is often lower, due to the complexity of the placement rules.
- We have applied Decision Tree Learning to enable RB-SRAF rule generation, providing accuracy similar to Inverse Lithography 'golden standard'.




MATE Results


- Example result for 7nm Cut Layer.




1D Feature pvBands



2D Feature pvBands




Normalized SRAF Generation Time



HOTSPOT DETECTION AND ANALYSIS WITH MACHINE LEARNING

LFD Detects Yield Limiters Prior to Manufacturing at Design Stage




<https://www.techdesignforums.com/practice/technique/quantifying-returns-on-litho-friendly-design/>






LFD with Machine Learning – Faster Path to Results

Machine Learning: **Identify Areas of Interest**

- Improve Coverage
- Reduce Unnecessary Simulation Area
- Improve Runtime Performance



Using Machine Learning in LFD




Data Generation for Training
(Can include broad range of
systematic processing
defects)


**Machine Learning
Model for LFD**

**Output with Predicted
Yield Limiters & Design Fixing
Guidelines**

LFD with Machine provides Significant Speedup while Finding New Yield Limiters



10X Speedup in LFD Time



Yield Limiters in Training Set


Previously Undetected Yield Limiters

What is SONR? – Un/Semi supervised learning

- Calibre **SONR** is a new product combining multiple related applications under one license.
- SONR uses feature vectors which are shown to correlate well with fab printing behavior. Layout shapes with similar feature vectors are shown to behave similarly in the fab.
- **SONR Layout Analysis**
 - Uses unsupervised Machine Learning methods to enable layout reduction and comparison.
 - Reduce a layout to minimum set of representative patterns.
 - Compare 2 layouts to find unique patterns.
- **SONR Hotspot Prediction** (semi-supervised)
 - Given knowledge of existing hotspot locations, predict new hotspots.
- **SONR Hotspot Prediction** (Supervised)
 - Given knowledge of existing hotspot locations, build a model to predict new hotspots.


SONR ML Hotspot Prediction (Supervised)

- Trained Machine Learning model predicts new hotspot.



SONR ML Hotspot Prediction (Supervised)

- Trained Machine Learning model predicts new hotspot.



CONCLUSIONS

In Conclusion

- Calibre is the bridge between Design to Silicon – complete solution that covers the entire Tapeout flow
- Leveraging Machine Learning on the Calibre platform to provide faster, smarter and more accurate solutions to meet the design and manufacturing needs of today and the future